

**Memorandum of Understanding
Centre of Excellence on VLSI and Embedded System
Hands-on Skill Development Program on Semiconductor Technologies
In-Campus Establishment of Centre of Excellence of VLSI & Embedded System in SRIJIT in collaboration with PinE Training
Academy (Training Division of Apsys Technology, Noida)**

This Memorandum of Understanding is signed on the 05th November, 2022 between the following institutions:

1. M/s. Vidhash Mishra – Founder/ CEO of training academy (Training Division of Apsys Technology Private Limited) referred as PTAAP, C-15/15, 1st Floor Sector 62, Noida, U.P. 201301, India
2. Dr. Shrinivasa Singh Choudhary – Director of SRIJIT, Anandapuri Road, Lucknow 226026, referred to as SRIJIT (Uttaranchal).

This MoU is prepared to describe the foundation of the semiconductor technologies the ASIC Design & Full Custom layout, DFT, Physical Design, FPGA, Embedded, PCB and ASIC Verification for IIS in students of SRIJIT by PinE Training Academy LLP referred to as PTAAP – a training division of Apsys Technology. Through this Memorandum of Understanding, the two parties agree to the following:

Scope of the MoU (General Terms):

1. PTAAP will run a core short-term skill development an IP in accordance with the technical content (attached in Annexure-0) from July 2022 to July 2023 for the 1-year academic session during weekends/holidays or on public holidays after or before college hours/on the week.
2. The course will be run for up to a maximum of 5 and maximum of 30 students per batch for each IP.
3. 2nd and 3rd year Bachel on core electronics learning in SRIJIT Campus and training of 4th year will run in PTAAP campus (on-site), learning content is structured for 2nd, 3rd and 4th year in all of ASIC Design & Full Custom layout - DFT, Physical Design, FPGA, Embedded, PCB and ASIC Verification referred to as IIS.
4. SRIJIT will allow a minimum of 10 hrs interaction sessions with the 2nd to 4th year in every semester and with the 4th year in the 2nd and 3rd semester before any technical learning plan. During the interactive session, PTAAP will plan hands-on orientation on hardware digital design and feature discuss the timing and HDL.
5. There is no financial commitment on the part of SRIJIT.

Commitments from the PTAAP side:

1. Trainer/Master from PTAAP will conduct the technical learning on weekends or weekdays or on Public holidays/holidays.
2. Other than the interaction session, the learning session will be a maximum of 2hrs for each batch depending on the required practical/tutorial (with adequate breaks in between – at least one 15 minutes break).
3. PTAAP will run the course with up to 5 students on the SRIJIT campus.
4. After discussion through PTAAP as an internship or full-time campus, the trainer's offer letter will share with the college IIS department and the College Training Placement cell.
5. PTAAP will work closely with the IIS department and Placement cell to place trainees in core electronics.
6. PTAAP will share the training calendar in advance as well as the registration of students to the IIS department.

Commitments from SRIJIT side:

1. SRIJIT will provide the necessary infrastructure to set up test lab as follows: desktops (Computers), one training room, and a room equipped with chairs and tables, projector, power supply, etc.
2. SRIJIT will allow PTAAP to interact with students from 2nd year to 4th onwards through the demo, workshop, and to visitors to get students for registration in IIS.

Validity of the MoU

1. MoU validity as per the academic calendar. In case of termination, both parties PTAAP and SRIJIT will bring in notice one month before and will provide one month's notice period before discontinuing.

Authorized Signatories:

PinE Training Academy

Vidhash Mishra
CEO

Authorized Signatory

SRIJIT, Lucknow

Director
SRIJIT, Lucknow

PinE Training Academy LLP

Address: C/O Apsys Technology Private Limited, C56/36, 1st Floor, Sector 62, Noida U.P. 201301, MOBILE: 9896274333

Website: www.pinetrainingacademy.com, www.pinetrainingacademy.com